Back to: All Forums → Test Driven Development for Embedded C → V timeline?
03 May 2010, 01:36
Cropped-rock_pragsmall

Charles Manning (22 posts)

Have you considered using a V-shaped timeline to more clearly show the iterations.

Here’s an example: http://sqa.fyicenter.com/FAQ/Software-Developme…

but just re-jig the labels with the concepts you want to get across.

Th V is a good visual device to show that small tight development loops at the bottom of the V are cheap. Larger loops further up the V are expensive and have more impact on the rest of the project.
  You must be logged in to comment